(19) The Patent Office of the Japanese Government (JP)

(12) Published Unexamined Patent Application (A)

(11) Publication Number (Unexamined): Sho 59-208756

(51) International Patent Classification: H 01 L 23/12

21/56

23/48

• .

Classification Symbol:

Office Order Number: 7357-5F

7738-5F

7357-5F

(43) Publication Date: November 27, 1984 (Showa 59)

Examination Claimed/Unclaimed: Unclaimed

Number of Inventions: 1

(Total 5 pages)

(54) Title of Invention: Production Method of Packaging for Semiconductor Equipment

(21) Application Number: Tokugansho 58-83188

(22) Application Date: May 12, 1983 (Showa 58)

(72) Inventor: Katsuhiko Akiyama

c/o, No. 35 Sony Corporation

7, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(72) Inventor: Tetsuo Ono

c/o, No. 35 Sony Corporation

7, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(72) Inventor:

Yuji Kajiyama

c/o, No. 35 Sony Corporation

7, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(71) Applicant:

Sony Corporation K.K.

7-35, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(74) Representative: Masaru Tsuchiya (Lawyer), and two (2) other members

Detailed Descriptions:

1. Title of Invention:

Production Method of Packaging for Semiconductor Equipment

2. Scope of Patent Claims:

The production method of packaging for semiconductor equipment, which is characterized as

being equipped with semiconductor equipment on the substrate that is composed of such a

material that is possible for a selective etching, tying up the connecting wire with the above-

mentioned semiconductor equipment as well as putting together the external electrode parts of

the connecting wire with the extreme end of the external electrode parts of the above-mentioned

substrate, and resin molding all together the above-mentioned connecting wires on the above-

mentioned substrate, as well as removing etching from the above-mentioned substrate in the last

stage.

3. Detailed Descriptions of Invention:

Areas of Industrial Applications:

This invention is in regard to the production method of packaging for semiconductor

equipment.

The background technologies and their problems:

Conventionally, the so-called chip-carrier type packaging has been used widely as one of the methods for producing packaging on the printed substrate with high accuracy. This method is of a lead-less type packaging method, through which an electrode, which is being extended to the rear surface of the packaging, is connected directly to the conductor pattern on the printed substrate by soldering.

There are two (2) types of methods in this chip-carrier type packaging, namely, a ceramic type method and plastic type method. However, not only that the packaging made by the ceramic type method is expensive, but also it has such a disadvantage that a cracking and/or peeling might occur at the connections between the ceramics and above-mentioned soldering parts and/or the conductors, due to the

Tokugansho 59-208756 (2)

differences of their coefficient of thermal expansion during the temperature cycle, when soldered directly to the printed substrate. On the other hand, however, although the packaging by the plastic type method is less expensive, it also has such disadvantages that a heat dissipation capacity is being poor, as well as the shape itself is not suitable for the automation of the packaging.

In Fig. 1, the construction of this conventional plastic type chip-carrier packaging is shown. This packaging (1) is produced in such a way that by dropping a liquid epoxy resin from the above, onto the parts, after having connected both ends of the chip (4) and electrode (2) through a wire bonding method with small size wires (5) of Au, after setting the chip (4), which is

consisting of the semiconductor equipment, onto the printed substrate (3), on which the electrode (2) of copper film is being formed in advance.

At this packaging (1), the resin layer (6) and printed substrate (3) surround the chip (4). Since the heat resistance of these resin layer (6) and printed substrate (3) is relatively higher, the heat that is generated by the chip (4) while it is working cannot be removed effectively towards outside of the packaging (1). That is to say that, the heat dissipation characteristic of the packaging (1) is poor, and it is one of the disadvantages of this particular component. Moreover, when the liquid resin epoxy is dropped onto the parts from above, as mentioned previously, it is pretty difficult to control the small specific amount of liquid dropping at a higher speed with a constant manner, thus making it very difficult to handle the packaging (1) with an automated mode.

On the other hand, there is a packaging that is called as a tape-carrier type packaging, which is different from the chip-carrier type packaging. Compared with the conventional type of chip-carrier type packaging, this type of packaging has such an advantage that the unit can be made much smaller. However, it also has some other disadvantages as such that, the heat dissipation characteristic is poor, as the chip is totally covered by the resin layer, as well as it requires a special equipment as being employed with a tape.

The Objective of the Invention:

The objective of this invention is that, to provide a production method of packaging for semiconductor equipment, which has a high heat dissipation capacity as well as with more reliable capabilities, so that the above-mentioned conventional problems can possibly be solved.

The Outline of the Invention:

The production method of packaging for semiconductor equipment, which is related to this

invention is characterized as being equipped with semiconductor equipment on the substrate that is composed of such a material that is possible for a selective etching, tying up the connecting wire with the above-mentioned semiconductor equipment, as well as putting together the external electrode parts of the connecting wires with the extreme end of the external electrode parts of the above-mentioned substrate, and resin molding all together with the above-mentioned connecting wires on the above-mentioned substrate, as well as removing etching from the above-mentioned substrate in the last stage. By doing it this way, it is possible that to produce the lead-less type packaging for semiconductor equipment, which has a high heat dissipation capacity as well as with more reliable capabilities, through an automated, simple, and less expensive way. The external electrode parts, which are mentioned above may be represented by the above-mentioned connecting wires, and/or may be separated from the above-mentioned connecting wires, and be connected to the above-mentioned connecting wires.

Implemented Examples:

In the following, the production method of packaging for semiconductor equipment, which is related to this invention is described by using some sketched diagrams based on the implemented examples.

Fig. $2A \sim 2D$ are showing the process diagrams to explain the production method of packaging for semiconductor equipment, which is related to this invention by using No. 1 Implemented Example. In the following, the process is explained starting from Fig. 2A and in order.

First of all, in Fig. 2A, the Au layer (12) of thickness 1 [μ], Ni layer (13) of thickness 1 [μ], and Au layer (14) of thickness 3 [μ] are plated on top of the substrate (11) of Fe in order, and installed the chip connection part (16) and external electrode parts (17) (18), which are consisting of the chip (15) for the semiconductor equipment, onto the specific locations of the chip connection

part (11g) and external electrode connection parts (11h) (11i) on the above-mentioned substrate (11), respectively.

Tokugansho 59-208756 (3)

In Fig. 3, the plan view of the above-mentioned substrate (11), on which the process that is shown in Fig. 2A has been completed, is shown. Next, in Fig. 2B, after having installed the chip (15) onto the above-mentioned chip connection part (16), connect the chip (15) and above-mentioned external electrode parts (17) (18) with the wire (19), which are composed of Au small wires, respectively, by means of the wire bonding method. Next, in Fig. 2C, in order to integrate the above-mentioned external electrode parts (17) (18), which are being installed on the substrate (11) that is shown in Fig. 2B, chip connection part (16), chip (15), and wire (19), establish the resin molding layer (20), which is composed of an epoxy, onto the above-mentioned substrate (11) by means of the well-known transfer-molding method. In this implemented example, the thickness "t" of the above-mentioned resin molding layer (20) has been set to 1 [mm].

Next, in Fig. 2C, only the Fe is etched selectively, however, the resin molding layer (20) and Au layer (12) are not etched practically by spray-etching from the back side (11a) of substrate (11) with such a solution like a ferric chloride (FeCl₃) for example, by which the etching can be avoided, so that the above-mentioned substrate (11) is removed, and that the lead-less type packaging (21) that is shown in Fig. 2D can be completed. Among the bottom surfaces of the Au layer (12), which were exposed by the previous etching, the external electrode parts (17) (18) at the bottom surface of the Au layer (12) turn out to be the external electrode surfaces (12b) (12c), and the bottom surface of the Au layer (12) at the chip connection part (16) turns out to be the

heat dissipation surface (12a).

When installing the packaging (21), which was completed throughout he above-mentioned process, onto the printed substrate, the above-mentioned external electrode surfaces (12b) (12c) that are shown in Fig. 2D can be connected directly to the conductor patterns on the printed substrate by soldering.

The above-mentioned heat dissipation surface (12a) in No. 1 Implemented Example turns out to be a heat dissipation surface for the heat that is generated by the chip (15) while it is working. Since the heat conductivity of a metal is extremely high, the heat that is generated by the chip (15) flows very quickly towards outside alongside the chip connection part (16), which is made of a metal, and removed effectively through the heat dissipation surface (12a). However, in order to remove the heat that is generated by the chip (15) more effectively, it is desirable that a part of the heat dissipation fins, which all together possess a broad surface area, is pushed to the above-mentioned heat dissipation surface (12a), so that the heat is removed through air cooling.

Since the packaging (21), which is explained in No. 1 Implemented Example, can be produced by such a simple process that is shown in Fig. 2A ~ 2D, the equipment which is being used for the conventional method can be utilized throughout the entire process. No only that, those special equipment which was mentioned previously and required for producing the chip-carrier type packaging is needed at here. Therefore, it is possible that to produce the lead-less type packaging (21) for semiconductor equipment, which has a high heat dissipation capacity as well as with more reliable capabilities, through an automated, simple, and less expensive ways. Moreover, in the above-mentioned No. Implemented Example, the transfer-molding method is employed as the method of forming the resin molding layer (20). This transfer-molding method will provide such an advantage that not only producing a reliable resin molding material, but also makes it possible

to produce the packaging in an automated manner, based on its easy molding automation and mass-production features.

In the above-mentioned No. 1 Implemented Example, just like the case that is shown in Fig. 2A, by slightly etching the upper surface of the substrate (11) with the previously mentioned FeCl₃ solution after having installed the chip connection part (16) and external electrode parts (17) (18), the undercut parts (11a) \sim (11f) can be formed on the substrate (11), which is under the chip connection part (16) and external electrode parts (17) (18), as shown in Fig. 4A, and the packaging (21) that is shown in Fig. 4B can be completed in the same method as shown in Fig. 2B \sim 2D. In this way, since the above-mentioned undercut parts (11a) \sim (11f) can be formed at the bottom of the chip connection part (16) and external electrode parts (17) (18) by means of the etching, which was described previously, the protruded parts (20a) \sim (20f) can be formed with the resins filling up the parts. Therefore, the above-mentioned chip connection part (16) and external electrode parts (17) (18) are supported by these protruded parts (20a) \sim (20f) from the bottom subsequently, and that the chip connection part (16) and external electrode parts (17) (18) can be prevented from falling off from the resin-molding layer (20) while the packaging (21) is used.

Tokugansho 59-208756 (4)

Moreover, as the chip connection part (16) and external electrode parts (17) (18) are formed in such a way that not being protruded from the bottom surface of the resin molding layer (20), both of these chip connection part (16) and external electrode parts (17) (18) can be protected further.

Fig. $5A \sim 5C$ are showing the process diagrams to explain the production method of packaging for semiconductor equipment, which is related to this invention by using No. 2 Implemented Example. In the following, the process is explained starting from Fig. 5A and in order.

First of all, in Fig. 5A, after having sprayed the well-known photo-resist on to the top surface of the substrate (11), which is 35 $[\mu]$ thick and made of Cu, execute the specific patterning. Next, by using such a solution like a ferric chloride (FeCl₃) that is previously mentioned for example, and by which only the Cu can be selectively etched, the surface of the above-mentioned substrate (11) is slightly etched, so that the chip connecting part (11g) and external electrode connecting parts (11h) (11i) can be formed individually on the surface of the above-mentioned substrate (11). And, after having removed the above-mentioned photo-resist, connect the chip (15) to the abovementioned chip connecting part (11g) through the soldering layer (23), just as it was done in Fig. 5B for No.1 Implemented Example, and connect the chip (15) and above-mentioned external electrode parts (11h) (11i) with the wire (19), which are composed of Au small wires, respectively, by means of the wire bonding method. In this implemented example, however, a larger diameter of wire than the one that was used for No. 1 Implemented Example was used, due to the reasons that would be explained later in this report. Next, establish the resin molding layer (20) on the above-mentioned substrate (11), just as the same way that was done for No. 1 Implemented Example. And, next complete the packaging (24) by removing the etching on the above-mentioned substrate (11), just as the same way that was done for No. 1 Implemented Example. The end part of wire (19), which was exposed by the previous etching turns out to be the external electrode parts (17) (18), and the bottom surface of the soldering layer (24) turns out to be the heat dissipation surface (23a).

When installing the packaging (24), which was completed throughout he above-mentioned process, onto the printed substrate, the above-mentioned external electrode parts (17) (18) that are shown in Fig. 5D can be connected directly to the conductor patterns on the printed substrate by soldering, the same way that was used for No. 1 Implemented Example. As it is clear now by

the above reasons, since the ends of the wire (19) are used as the external electrode parts (17) (18) in this implemented example, it is desirable to use the larger diameter of wire (19) as it was mentioned previously. The function of the heat dissipation surface (23a) is the same as it was for No. 1 Implemented Example.

The packaging (24) for the above-mentioned No. 2 Implemented Example is a little different from the packaging (21) for No. 1 Implemented Example, and the external electrode connection parts (11h) (11i), which were installed during the photo-resist and etching processes, are being connected directly to the wire (19), thus requiring no formations of the Au layer (12)(14) and Ni layer (13) that had been established for the packaging of No. 1 Implemented Example. The photo-resist and etching processes for the above case is much simpler compared with the plating process that was used for the packaging (21) for No. 1 Implemented Example. Also, by implementing this photo-resist and etching processes, the usage of such a precious metal like Au is going to be eliminated.

In the above-mentioned No. 1 and No. 2 Implemented Examples, it was mentioned with regard to a single chip to be installed at the single chip connection part and resin molding. However, based on this prototype idea, it is also possible to produce multiple numbers of packaging, all of which will have a single chip individually, at the same time, by installing multiple numbers of chip connection parts on a substrate, attaching multiple numbers of chips individually, resin molding in an integrated manner, and finally cut into the pieces. Furthermore, after having installed various kinds of chips and passive devices such as, condenser and resisters onto the substrate, and resin molding integrally, it is possible to produce the packaging that will have a various kind of functions, as well as the ones with highly integrated circuit element.

As the materials for the substrate for the above-mentioned No. 1 Implemented Example, it may

be another type of metal, such as Cu and the like, as long as the selective etching is possible, and by the same token, the materials for the substrate for the above-mentioned No. 2 Implemented Example, it may be some other type of metal, such as Fe and the like. Moreover, in the case of No. 1 Implemented Example, some other type of materials such as, polymidamide type resin can be used as well. In this case,

Tokugansho 59-208756 (5)

however, a mixture of hydrazine and ethylenediamine can be used as the etching liquid that was mentioned previously.

Effect of the Invention:

By the production method of packaging for semiconductor equipment, which is related to this invention, it is possible to produce the small size of packaging, which has a high heat dissipation capacity for the heat that is generated by the semiconductor equipment at the time of operation, as well as with more reliable capabilities, through an automated, relatively simple, and less expensive way.

4. Brief Descriptions for Sketched Diagrams

Fig. 1 shows the sectional view of chip-carrier type packaging construction of the conventional plastic type, and Fig. $2A \sim 2D$ are showing the process diagrams to explain the production method of packaging for semiconductor equipment, which is related to this invention by using No. 1 Implemented Example. Fig. 3 shows the plan view of substrate on which the process that is shown in Fig. 2A has been completed, and Fig. 4A and 4E are showing the similar views as the previous Fig. $2A \sim 2D$, which are showing the deformed example of above-mentioned No. 1 Implemented Example. Fig. $5A \sim 5C$ are showing the process diagrams to explain the production

method of packaging for semiconductor equipment, which is related to this invention by using No. 2 Implemented Example.

And, in these diagrams, the following Item Numbers are representing;

- (1), (21), (22), and (24) ----- Packaging
- (2), and (15) ----- Chip
- (3), and (19) ----- Wire
- (11) ----- Substrate
- (11h), and (11i) ----- External Electrode Connection Parts
- (17), and (18) ----- External Electrode Part
- (20) ----- Resin Molding Layer

Representatives for the applicant: Masaru Tsuchiya

Yoshio Tsunetsutsumi

Toshiki Sugiura

- Fig. 1
- Fig. 2A
- Fig. 2B
- Fig. 2C
- Fig. 2D
- Fig. 3
- Fig. 4A
- Fig. 4B

Fig. 5A

Fig. 5B

Fig. 5C

AFFIDAVIT

I, Hiroto Sasaki, translator for ALL LANGUAGES LTD, of Toronto, in the Province of Ontario),
make oath and say:	

- 1. I understand both the Japanese and the English languages;
- 2. I have carefully compared the annexed translation from Japanese into English with the attached document of the Patent Office Japanese Government, publication date November 27, 1984;
- 3. The said translation, done by me, is, to the best of my knowledge and ability, a true and correct translation of the said document in every respect.

SWORN before me at the City of

Toronto, this 12th day

of July, A.D. 2000.

A Notary Public in and for the

Province of Ontario.

(B 日本国特許厅 (JP)

砂特許出願公開

⑫公開特許公報(A)

昭59-208756

௵Int. Cl.³

識別記号

厅内整理番号

每公開 昭和59年(1984)11月27日

H 01 L 23/12 21/56

23/48

7357—5 F 7738—5 F 7357—5 F

発明の数 1 審査請求 未請求

(全 5 頁)

多半導体装置のパッケージの製造方法

€D**†**

頭 昭58-83188

⊗圧

頤 昭58(1983)5月12日

的条 明 者 秋山克彦

東京都品川区北品川6丁目7番 35号ソニー株式会社内

应発 明 者 小野鉃准

東京都品川区北品川6丁目7番

35号ッニー株式会社内

心兒 明 者 梶山堆次

東京都品川区北品川6丁目7番 35号ソニー株式会社内

の出 順 人 ソニー株式会社

來京都品川区北品川6丁日7番

35号

心代 理 人 弁理士 土屋膀

外2名

明 謝 老

1. 発蚓の名称

午身体長艦のパングージの製造方法

2 存許的米の範囲

選択エンチング可能な材料から成る基板上に半 は体験電を取除し、設設用ワイヤを上記干め体設 能に接続すると共にこの接続用リイヤの外が観弦 部を上記基板の外部電像最続部位に接続し、次い で上距越板上において上記半導体装置及び上記型 は用ワイヤを一体に倒脂キールドし、しかる役上 配差板をエンチング試去することを特徴とする半 身体装置のパンケージの製造万氏。

ム 宛明の評別な説明

直米上の利用分野

不帰明は、半時体度費のバンケージの製造方点 に関する。

丹型設街とその問題な

征承、ブリント基金上の火装出近の高いパンケージとして、ナンブキャリアダイグのパンケージが知られてい る。このパンケージはリードレス

メイプのパッケージで、パッケージの延順に引き 出されているハンダ付け可能な確値をブリント要 板の峰体パメンに直接ハンダ付けして逆鉄するこ とにより実録を行うものである。

このチャブキャリアァイブパンケーンには、モフミンクメイブとブラステンクタイプとがある。
モラミンクメイブはパンケーシ目体が偏偏である
はかりでなく、ブリント基板に直接メング付けすると、森及サイクル時にセラミングと上記ハンで 及び上記事件との間の感撃後係数の姿によつて接 武部にはがれヤクランクが生じる私れがあるという 久々を有している。一方、ブラステンクタイプ はパンケーンが安値であるという利点を有してい るが、無放散性が無く、また形状かパンケーシの 変近の目動化に適していないという久私を有してい いた。

このような交米のブラステックッ1ブのテップ ャヤリアタイプペンケージの構造を取り出化示す。 このペンケージ(1)は、網路数の事後(2)が予め形成 されているブリント盃板(3)上化平母体数質を構取 するナップ(4)を収定し、ワイマポンディンタ法に より上記ナング(4)と上記な確(2)の一端とをAIIの細 砂から成るワイマ(5)で接受した後、上万より被状 のエポャン倒脂を属下させて低化成形することに よつて作る。

とのパッケージ(1)において、チップ(4)は個盾層(6)とブリント 巫板(3)とによつて囲まれている。 これらの肉脂層(1)及びブリント 巫板(3)の 無抵抗は共に大きいので、その都作時においてナップ(4)で発生する為をパッケージ(1)の外部に効果的に放放することができない。即ち、このパッケージ(1)に放放性が思いという欠点を有している。 また上記の を状のエポキン側盾を向下する際に、 仮盤の両脂を一定位、 しから高速で順下することがほして、 このためにパッケージ(1)はパッケージの製造の目 効化に近していないという欠点を有している。

一万、上述のテノンャマリアタイプパンケージ とは異なるパンケーツドテーブやマリアタイプパ ンケーツがある。このタイプのパンケージは従来 のテンプャマリアタイプパンケージよりもさらに

るくとができる。なお上記外部 在極 耶は上記後秋 用タイマ自然が登ねていてもよいし、上記後秋用 タイマとは別に設けられかつ上記後後用タイマが 最終されているものでもよい。

深路 例

以下本始明化はる平均体装置のパッケージの設 近方社の実際例につき図点を参照しながら説明する。

第2A以一年2D図は不発明の第1関係例による半等体製器のパングープの製造方法を説明するための正と図である。以下第2A版から工程版に 取明する。

まず第2 A 図において、早さから(μ)のFe 型の量がWの上に、座さり(μ)の Au MiM、 H らり(μ)の Ni MiMを取る (μ)の Au MiMを取び戻さる(μ)の Au MiMを取び入りまして、平の体が配在を存在するチンプ級の私ではWiM のでれぞれを上記まなWOの所定のアングが圧動がUMのでれぞれを上記まなWOの所定のアングが圧動化(11k) 及び外の監査 法状形位(11k)(11i)のそれぞれになける。 # 2 A 版に示す工程終了限の上記を使Wの平均回でお 小形化できるという利点を有するが、チンプが側 血腫によつで完全に獲われているため 機 放散性が 良好でないこと、テーブを用いているために 弁体 な安置が必要である等の欠点を有している。 発明の目的

本発明は、上述の問題にかんがみ、結び数性が 及好でかつ信頼性の高い半海体促進のパンケージ の製造万法を提供することを目的とする。 発明の数長

及に引っているのではいて、Fe のみを選択的にエンナングするが樹脂を一ルド婦別及びAu Millsはエンケングにないエンナング版、例えば塩化品二級(FoCl。)俗板を用いて、強板側の鉄面(11s)頃からスプレーエンナングすることにより、上記で個と発生して、第2D選に示すリードレスタイプのペンケージのを発成させる。上記エンナングによつて製田されたAu 層間の下面のうち外部

TK 価型UNUSのAu 所以の下面が外部電極域(12b) (12c)となり、またナップ収載部間のAu 層間の 下頭 か成放設面(12x)となる。

上述のようにして完成されたパンケージのをブ リント温板上に実及する場合には、お2D国に示 す上紀外部電極面 (12b) (12c) をプリント基板上 の事体パメンに低強ハンダ付けして安砂すればよ

上述の第1 契施例の勘放散面(12a)は、その動 作時においてテンプ四から発生する枠の放取面と なつている。金属の熱伝母皮は非常に高いので、 ナンブロから発生する無は金属製のナップ収収が 四を外万に向かつて玉盆になれて、私放数画(12x) から放放されるととによつて効果的に能去される。 しかし、より効果的にナンブ四の発生品を修設す るためには、広い衣面数を有する放熟タインの一 総を上記熟放政面(124)に押し当てて空母により 然を放放させるのが好ましい。

上述の第1次版例のペンケージ四は解2A凶へ **第20回に示すような簡単な工程によつて作ると**

兌瓜させることができる。このように上記のエン ケングによつてチンブ製佐部四及び外伸進感制の 144の下引に上記アンダーカント郷(174)~(174) が形成されるので、くれらの部分に樹脂が回り込 んて矢山叫(20x)~(20i)が形取される。従つて くれらの交加部(20s)~(20f)によつて上記テン プ议设部収及び上层外部电枢络切旧が下方から保 だされるほびとなるので、上記テンプ 収置 郷崎及 び上記外が正極部の吸がパングージの使用時に おいて苺脂モールド層回から抜け出てしまうのそ が止するくとのできるという利点がある。 さらに ナンブ収能の明及び外帯変視部の明が衝転モール ドロWの下回から矢曲することなくを取されるの で、これらのチップ収益が収及び外部電極形的収 企必強することができるという利众もある。

お51四~ほ5C四は本発明のお2異項例によ るキ丼体表はのバングージの製造方法を説明する ための工産過である。以下ボラ人凶から工程派に 収出する。

まずおりA凶において、雌さうち〔ょ〕の Cu

とができるばかりでなく、全ての製造工程に従来 から用いられている矢葉を用いることができるの で、ナーブキャリアタイプのバックージにおいて 必要なほぶの存珠な装置が不安である。従つて、 個便かつ安価な方法によりペンケーツ印を製造す ることかできる。さらに上述の第1天時例では概 **応モールド角凶を形成する万缶としてトランスク** ア・モールド佐(毎辺成龙缶)を用いている。こ の方矢は信頼氏の高い領賄對止ができるばかりで はく、モールドの破破化、重産化が容易であるた のにパッケージを目動的に製造できるという利点 を有している。

なお上述の第1乗施例において、第2 A凶化示 す場合と同様にテップ収益部級及び外部電視がい 明を設けた後に、基度のの上面を見述の SeC4。 A 成を用いて僅かにエシナングすることにより。 気 41回に示すようにナップ収置が四及び外面電極 那un asの下部の石痕の以にアンダーカット部 (11s) ~ (111)を形成し、次に出2BM~お2DMと同 体な万伝によつて申4.8回に示すパンケージ四を

段の基板山の上面に公知のフォトレンストを屋布 した役に所定のパメーンニングを行う。 仄いで Cu のみを進載的にエッチングするエンテングル、例 えば既述のFoC4、俗板を用いて上記蓋板Wの次面 を低かにエンチングすることによつで、上記器板 川の表面にチンプ数量部位 (11g) 及び外部恒値接 込が位(114)(111)をそれぞれを放する。上於シ オトレシストを除去した強にあらB凶において、 ポー矢輪到と同僚に、上記テンプ数電部位(11g) にハンダ暦四を介してナンブ目を収益した他、ワ イヤポンデイング圧によつてくのナンブ以と上記 外部電腦設設部位(11h)(11i)とをそれぞれ Agの 21日間から広るワイで国で弦吹する。なお不火風灯 においては、公連の理由により、おり実施列で用 いたワイヤよりも住の大きいワイヤを用いた。仄 に称1 英雄何と同様に御贈モールド原邸を上述器 **収切上に形成する。 次に上記蓋仮則を購り 変胞的** と问ばな万氏でエッチング除去してバッケージは を発展させる。上記エンナングにより貸出された ワイヤ目の異なが外部確確部の切となり、またハ

を用いることにより、An 等の賃金銭を用いる

上述の第1実施例及び第2実顧例においては、

1個のチップをチップ製置部に製催してこれを何

脂セールドする箱合につる本べたが、世配上に多

数のチップ収載部を致け、それぞれのテップ設置

邰に同一のナップを家庭して、これらのチップを

一体に樹脂モールドした後に切断分離することに

より、それぞれり個のナンブを有する何一のパッ

ケージを多数個何時化作るとともできる。また征

祖のテップと、コンデンサや世気等の交換業子と を巫収上に敬仰した後にこれらを一年に何昭モー

ルドすれば、強々の保証を有するパングージを作

ることができると共に、凶断柔子の乳破皮の高い

パンケージを作ることができるという利点がある。

上述の単1英節列の芸板の材料は選択エッテン 1が可能であればCa 神の他の金属であつてもよ

く、また第2異角側の基板の材料も下。 時の他の

金属であつてもよい。羽1米塩例においてはさら

に企画以外の哲科、例えばポリイミドアミド茶樹

必要がなくなるという利点がある。

ンデル四の下面が熱放設面(23x)となる。

上承のようにして気広されたパングージWをブ リント巫以上に実証する場合には、第1実施例と 川外に、おうC凶に示す上記外出電磁部の間でブ リントを収上の中状パメンに直弦ハング付けして **従訳すればよい。CのCとから明らかなように、** 本実面例にむいではりイナ目の冷むをそのまま外 **節宿性部切110として用いるために、タイヤ14の迷** を以近のように大きくするのが好ましい。 なお無 放放品(234)の母記は乗り実施例と同様である。

上述の東2次節例のバンケージ(4は、第1次路 例のパッグージ四と呉なつで、フォトレジスト工 低及びエンナング工程によつで五根川に放けられ た外部軍艦接股部位(11h)(11i)にワイヤ明を成 後松沢するようにしているので、お1矢幅的のパ ンケーンWKおけるAL MC200及びNI 層間を抱 成する必要がない。上配のフォトレジスト工程及 びェンナング工程は引し来路側のパングージ印で 用いたメンヤ工程よりもさらに簡便である。また これらのフォトレジスト工格及びエンテング工程

心を用いることも可能である。この場合には以丞 なお図面に用いた行号において、 (1)218/2020 バンケーツ

> チンプ 1-1 kt Si

ワイマ

处板

外部工冠坛板相似 (114)(111)

外的可证证 n United

御話モールド暦 cu ·

である。

37 土 人 垂 力 M **%** 2


のエノナンクほとしては、ヒドラノンとエナレン シアミンとの政合在を用いればよい。


死期の幼米


本記術に保る主導体装置のパノケージの製造方 ただよれれ、その曲作時において牛み年安置から 名住する然の仏教性が良好でありかつ個板性が高 い小杉のパンケーシを、値めて簡便かつ安仙な方。 佐によつて白知的に軽波することができる。


4 四回の制作な説明

ぶ)以は従来のブラステンクタイプのチンプキ マリアダイプバングージの脅益を示が断血圏、発 2AM~42DAは年発的の第1天死例による下 4.体状状のパッケージの製造方法を説明するため の工作園、旅る園は上記42 A 国化示す工程終了 此的从我的平面组、那个人图及口语《片图は上层 名1 突的网络爱陀约仑苏丁上配新2 A 钢~霜2 D 这些问任公园,来5人这一承5个园红本完塑の混 2次船別による半の序を皮のパンケージの製造方 近を成功するための工程図である。












郭 2 D 図




犯3日




第5 A 凶




31 4 A ⊠




第4B図



新 5 B 🛭



第 5 C 図



-253-